Skip to content
hw.dev
hw.dev/signal/trace-sca-mac-formal-verification-arithmetic-circuits-2026
SignalarXiv

TRACE Verifies Pre-Optimized MAC Circuits Formally for the First Time

Symbolic computer algebra engine TRACE formally verifies pre-optimized multiply-accumulate circuits for the first time, attacking the state-explosion bottleneck that has kept AI accelerator arithmetic validation simulation-only.

#verification#eda#tools#ai-hardware
Read Original

Multiply-accumulate units are the arithmetic primitive of every AI accelerator, and formally verifying them has been an open problem. TRACE (Traversal and Reasoning Algebraic Computing Engine) is the first framework to formally verify pre-optimized MAC circuits using symbolic computer algebra. It handles the state-explosion problem that breaks existing SCA tools on MACs via optimized traversal strategies, conflict removal, and polarity-based optimization for compact symbolic representations.

The bottleneck has been that polynomial expansion for complex arithmetic circuits scales catastrophically with depth. SCA engines that handle multipliers break down on MACs because the accumulator adds another dimension of state space. TRACE separates the traversal strategy from the proof engine, letting researchers tune how the circuit graph is explored without rebuilding the proof infrastructure. The same flexible framework extends to adders, multipliers, and MACs in a unified testbed rather than single-circuit point tools. For AI accelerator design teams, MAC verification has been simulation-based coverage -- not formal completeness guarantees.

If formal verification of AI arithmetic primitives becomes routine, the simulation budget currently allocated to MAC coverage can be redirected. AI accelerator validation cycles are dominated by one question: "did we get the arithmetic right?" Every cycle of post-silicon debug that traces back to an undetected arithmetic error is expensive in respin cost and schedule. A CI-runnable SCA framework that closes MAC proofs before tape-out compresses that risk into pre-silicon. The simulation-based arithmetic coverage tools selling into the AI accelerator verification market now have a formal completeness alternative entering from academia.